IP Integrater → Generate Block Design 진행 시 아래와 같은 오류가 발생
TCL Consol 오류 내용:
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'leds'.
ERROR: [Runs 36-346] File 'D:/05_Xilinx/06_SGR/KCU105_JSW14J56_220405A_JESD204C_ir_1G/JESD/JESD.srcs/sources_1/bd/bd_KCU105/ip/bd_KCU105_leds_0_0/bd_KCU105_leds_0_0.xci' needed for run contains invalid reference(s).
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
해결 방법:
Source 우클릭 → Hierarchy Update에서 Automatic Update and Compile Order로 변경 후 재 진행
'FPGA > TCL 에러 로그' 카테고리의 다른 글
| [Opt 31-67] Problem: (0) | 2022.05.25 |
|---|---|
| [Synth 8-2611] redeclaration of ansi port state is not allowed (0) | 2022.04.07 |
| ERROR: [Xicom 50-8] xicom (0) | 2022.03.11 |
| [Opt 31-1] OBUFDS pin is not connected to a top-level port. (0) | 2022.02.28 |
| [BD 41-1367] The port name 'in' of cell '/and_w4_rx' is a reserved keyword in a Hardware Description Language. Please consider renaming the port. (0) | 2022.02.28 |
